|
5f44805554
|
Added info on esr registers and reset behavior
Central(Architecture) Docs Build / Build Documentation (push) Successful in 15s
|
2024-10-31 10:12:53 +01:00 |
|
|
ab401b9d1b
|
Added ssr/ssw instructions and added subsystems information
Central(Architecture) Docs Build / Build Documentation (push) Successful in 15s
|
2024-10-31 00:53:06 +01:00 |
|
|
c0f7b6484c
|
Added conditions and registers encodings in instruction formats
Central(Architecture) Docs Build / Build Documentation (push) Successful in 15s
|
2024-10-29 23:08:23 +01:00 |
|
|
bdf98a7f7d
|
Added psr and esr special registers
Central(Architecture) Docs Build / Build Documentation (push) Successful in 17s
|
2024-10-26 15:43:41 +02:00 |
|
|
08ea4f8d07
|
Added the other LDR variants and the SVC instruction, updated layout
Central(Architecture) Docs Build / Build Documentation (push) Successful in 14s
|
2024-10-23 00:02:49 +02:00 |
|
|
ee660d0798
|
Only 4 levels are numbered
Central(Architecture) Docs Build / Build Documentation (push) Successful in 13s
|
2024-10-21 23:30:19 +02:00 |
|
|
ca71abdc10
|
Added the LDRIRW variant of the LDR instruction
Central(Architecture) Docs Build / Build Documentation (push) Successful in 14s
|
2024-10-21 23:19:31 +02:00 |
|
|
07acc7ff1e
|
Started to document instructions and updated encoding formats (colors + added conditions)
Central(Architecture) Docs Build / Build Documentation (push) Successful in 13s
|
2024-10-20 23:09:13 +02:00 |
|
|
f3bf60db75
|
Fix typo and reformulate phrases
|
2024-10-20 18:23:00 +02:00 |
|
|
ea9b0f181f
|
Added info about subsystems and channel I/O, enhanced layout and reformulated phrases.
Central(Architecture) Docs Build / Build Documentation (push) Successful in 12s
|
2024-10-19 19:03:38 +02:00 |
|
|
58f56360e7
|
Created a proper intro and refactored the doc
Central(Architecture) Docs Build / Build Documentation (push) Successful in 11s
|
2024-10-15 00:14:23 +02:00 |
|
|
9615379f80
|
Added EE modes and registers + enhanced layout
Central(Architecture) Docs Build / Build Documentation (push) Successful in 10s
|
2024-10-13 23:41:09 +02:00 |
|
|
677c542709
|
fix: Build commands in README
Central(Architecture) Docs Build / Build Documentation (push) Successful in 10s
|
2024-10-13 18:52:18 +02:00 |
|
|
575f30556d
|
Add patched version of actions/upload-artifact@v4 to work with Gitea
Central(Architecture) Docs Build / Build Documentation (push) Successful in 12s
|
2024-10-13 18:45:21 +02:00 |
|
|
7dc11570f5
|
fix: VOLUME_CI not used as variable...
Central(Architecture) Docs Build / Build Documentation (push) Failing after 11s
|
2024-10-13 18:38:45 +02:00 |
|
|
f7a245706b
|
Different volume handling while running in CI
Central(Architecture) Docs Build / Build Documentation (push) Failing after 7s
|
2024-10-13 18:36:56 +02:00 |
|
|
7cbf03d54f
|
Add docker image base prefix with Gitea registry URL and package owner
Central(Architecture) Docs Build / Build Documentation (push) Failing after 8s
|
2024-10-13 16:03:36 +02:00 |
|
|
d5309620db
|
Add docs build CI
Central(Architecture) Docs Build / Build Documentation (push) Failing after 41s
|
2024-10-13 15:52:56 +02:00 |
|
|
297e9bb897
|
fix: Just found the obligatory image naming scheme in the docs...
Build and publish custom Asciidoctor image / Build and push to Container Registry (push) Successful in 1m53s
|
2024-10-13 15:36:21 +02:00 |
|
|
b3383e7c7f
|
fix: Prefix the image name with our registry in the tag
Build and publish custom Asciidoctor image / Build and push to Container Registry (push) Failing after 1m44s
|
2024-10-13 15:27:04 +02:00 |
|
|
8559aec613
|
Added vars and trigger CI on YAML file modification
Build and publish custom Asciidoctor image / Build and push to Container Registry (push) Failing after 1m48s
|
2024-10-13 15:13:05 +02:00 |
|
|
696fb8f9ad
|
Trigger docker image CI
Build and publish custom Asciidoctor image / Build and push to Container Registry (push) Failing after 2m55s
|
2024-10-13 13:24:23 +02:00 |
|
|
b72e6e74bf
|
Add custom asciidoctor image CI build
|
2024-10-13 13:22:16 +02:00 |
|
|
8f2ee738da
|
Added Wavedrom register diagrams for the instruction encoding formats
|
2024-10-13 01:27:08 +02:00 |
|
|
2bcab589b8
|
Added info on the data handled by the CPU
|
2024-10-13 00:47:10 +02:00 |
|
|
234a92d5e0
|
Initial commit
|
2024-10-12 23:18:36 +02:00 |
|